N-channel TrenchMOS logic level FET Rev. 03 — 22 February 2008

Product data sheet

Product profile 1.

1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using NXP High-Performance Automotive (HPA) TrenchMOS technology. This product has been designed and qualified to the appropriate AEC standard for use in automotive critical applications.

1.2 Features

- 175 °C rated
- Q101 compliant

1.3 Applications

- 12 V and 24 V loads
- General purpose power switching
- Logic level compatible
- Very low on-state resistance
- Automotive systems
- Motors, lamps and solenoids

1.4 Quick reference data

Table 1. Quick reference

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
I _D	drain current	$V_{GS} = 5 V; T_{mb} = 25 °C;$ see <u>Figure 1</u> and <u>4</u>	-	-	26	A
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	-	59	W
Static ch	aracteristics					
R_{DSon}	drain-source on-state resistance	$V_{GS} = 5 \text{ V}; I_D = 15 \text{ A};$ T _j = 25 °C; see <u>Figure 12</u> and <u>13</u>	-	34	40	mΩ
Avalanche ruggedness						
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	$ \begin{split} &I_D = 26 \text{ A}; V_{sup} \leq 55 \text{ V}; \\ &R_{GS} = 50 \Omega; V_{GS} = 5 \text{ V}; \\ &T_{j(\text{init})} = 25 ^\circ\text{C}; \text{ unclamped} \end{split} $	-	-	36	mJ



2. Pinning information

Table 2.	Pinning			
Pin	Symbol	Description	Simplified outline	Graphic symbol
1	S	source	mb	D
2	S	source		
3	S	source		
4	G	gate	S	
mb	D	mounting base; connected to drain	<u>0000</u> 1234 SOT669 (LFPAK)	mbb076 S

3. Ordering information

Table 3.Ordering information

Type number	Package)				
	Name	Description	Version			
BUK9Y40-55B	LFPAK	plastic single-ended surface-mounted package (LFPAK); 4 leads	SOT669			

4. Limiting values

Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DS}	drain-source voltage	$T_j \ge 25 \ ^\circ C; \ T_j \le 175 \ ^\circ C$	-	55	V
V _{DGR}	drain-gate voltage	$R_{GS} = 20 \text{ k}\Omega$	-	55	V
V_{GS}	gate-source voltage		-15	15	V
I _D	drain current	T_{mb} = 100 °C; V_{GS} = 5 V; see <u>Figure 1</u>	-	18	А
		T_{mb} = 25 °C; V_{GS} = 5 V; see <u>Figure 1</u> and <u>4</u>	-	26	А
I _{DM}	peak drain current	T_{mb} = 25 °C; $t_p \leq$ 10 $\mu s;$ pulsed; see Figure 4	-	106	А
P _{tot}	total power dissipation	T _{mb} = 25 °C; see <u>Figure 2</u>	-	59	W
T _{stg}	storage temperature		-55	175	°C
Tj	junction temperature		-55	175	°C
Avalanc	he ruggedness				
E _{DS(AL)S}	non-repetitive drain-source avalanche energy	$\label{eq:ID} \begin{array}{l} I_D = 26 \text{ A}; \text{V}_{sup} \leq 55 \text{V}; \text{R}_{GS} = 50 \Omega; \text{V}_{GS} = 5 \text{V}; \\ \text{T}_{j(init)} = 25 \ ^{\circ}\text{C}; \text{ unclamped} \end{array}$	-	36	mJ
E _{DS(AL)R}	repetitive drain-source avalanche energy	see Figure 3	[1][2] _ [3]	-	J
Source-o	drain diode				
I _S	source current	T _{mb} = 25 °C	-	26	А
I _{SM}	peak source current	$t_p \leq$ 10 $\mu s;$ pulsed; T_{mb} = 25 $^{\circ}C$	-	106	А

[1] Single-pulse avalanche rating limited by maximum junction temperature of 175 $^\circ$ C.

[2] Repetitive avalanche rating limited by average junction temperature of 170 °C.

[3] Refer to application note AN10273 for further information.

BUK9Y40-55B_3

N-channel TrenchMOS logic level FET



BUK9Y40-55B_3

N-channel TrenchMOS logic level FET



5. Thermal characteristics

Table 5.Thermal characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
R _{th(j-mb)}	thermal resistance from junction to mounting base	see <u>Figure 5</u>	-	-	2.5	K/W



BUK9Y40-55B_3

6. Characteristics

Table 6.	Characteristics					
Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Static cha	racteristics					
V _{(BR)DSS}	drain-source breakdown voltage	I_D = 0.25 mA; V_{GS} = 0 V; T_j = 25 °C	55	-	-	V
		I_D = 0.25 mA; V_{GS} = 0 V; T_j = -55 °C	50	-	-	V
V _{GS(th)}	gate-source threshold voltage	I _D = 1 mA; V _{DS} = V _{GS} ; T _j = 175 °C; see <u>Figure 11</u>	0.5	-	-	V
		$I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C};$ see <u>Figure 11</u>	1.1	1.5	2	V
		$\begin{split} I_D &= 1 \text{ mA; } V_{DS} = V_{GS}; \\ T_j &= -55 ^\circ\text{C}\text{; see } \frac{\text{Figure } 11}{\text{Figure } 11} \end{split}$	-	-	2.3	V
I _{DSS}	drain leakage current	V_{DS} = 55 V; V_{GS} = 0 V; T_j = 25 °C	-	0.02	1	μΑ
		V _{DS} = 55 V; V _{GS} = 0 V; T _j = 175 °C	-	-	500	μΑ
I _{GSS}	gate leakage current	V_{DS} = 0 V; V_{GS} = 15 V; T_j = 25 °C	-	2	100	nA
		$V_{DS} = 0 \text{ V}; V_{GS} = -15 \text{ V};$ T _j = 25 °C	-	2	100	nA
R _{DSon}	drain-source on-state resistance	V _{GS} = 5 V; I _D = 15 A; T _j = 175 °C; see <u>Figure 12</u> and <u>13</u>	-	-	84	mΩ
		V_{GS} = 10 V; I_{D} = 15 A; T_{j} = 25 $^{\circ}C$	-	32	36	mΩ
		V_{GS} = 4.5 V; I_{D} = 15 A; T_{j} = 25 $^{\circ}C$	-	-	45	mΩ
		V_{GS} = 5 V; I_D = 15 A; T_j = 25 °C; see <u>Figure 12</u> and <u>13</u>	-	34	40	mΩ
Source-di	ain diode					
V_{SD}	source-drain voltage	$I_S = 20 \text{ A}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C};$ see <u>Figure 16</u>	-	0.85	1.2	V
t _{rr}	reverse recovery time	$I_{S} = 20 \text{ A}; \text{ dI}_{S}/\text{dt} = -100 \text{ A}/\mu\text{s};$	-	45	-	ns
Qr	recovered charge	V _{GS} = -10 V; V _{DS} = 30 V; T _j = 25 °C	-	25	-	nC
Dynamic	characteristics					
Q _{G(tot)}	total gate charge	$I_D = 15 \text{ A}; V_{DS} = 44 \text{ V}; V_{GS} = 5 \text{ V};$	-	11	-	nC
Q_{GS}	gate-source charge	$T_j = 25$ °C; see <u>Figure 14</u>	-	2	-	nC
Q_{GD}	gate-drain charge		-	5	-	nC
C _{iss}	input capacitance	$V_{GS} = 0 V; V_{DS} = 25 V;$	-	765	1020	pF
Coss	output capacitance	t = 1 MHz; I _j = 25 °C; see Figure 15	-	123	148	pF
C _{rss}	reverse transfer capacitance		-	71	97	pF
t _{d(on)}	turn-on delay time	$V_{DS} = 30 \text{ V}; \text{ R}_{L} = 2.2 \Omega;$	-	17	-	ns
t _r	rise time	$V_{GS} = 5 V; R_{G(ext)} = 10 \Omega;$ $T_i = 25 °C$	-	93	-	ns
t _{d(off)}	turn-off delay time	.1 – 20 0	-	35	-	ns
t _f	fall time		-	72	-	ns

N-channel TrenchMOS logic level FET



N-channel TrenchMOS logic level FET



N-channel TrenchMOS logic level FET



7. Package outline



Fig 17. Package outline SOT669 (LFPAK)

8. Revision history

Table 7. Revision histo	ory			
Document ID	Release date	Data sheet status	Change notice	Supersedes
BUK9Y40-55B_3	20080222	Product data sheet	-	BUK9Y40-55B_2
Modifications:	 The format of guidelines of 	this data sheet has been rede NXP Semiconductors.	signed to comply wit	th the new identity
	 Legal texts have 	ave been adapted to the new c	ompany name where	e appropriate.
BUK9Y40-55B_2	20060411	Product data sheet	-	BUK9Y40_55B-01
BUK9Y40_55B-01	20040528	Product data sheet	-	-

9. Legal information

9.1 Data sheet status

Document status ^{[1][2]}	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

9.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

9.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

TrenchMOS - is a trademark of NXP B.V.

10. Contact information

For additional information, please visit: <u>http://www.nxp.com</u> For sales office addresses, send an email to: <u>salesaddresses@nxp.com</u>

N-channel TrenchMOS logic level FET

11. Contents

1	Product profile 1
1.1	General description 1
1.2	Features
1.3	Applications 1
1.4	Quick reference data 1
2	Pinning information 2
3	Ordering information 2
4	Limiting values 2
5	Thermal characteristics 4
6	Characteristics 5
7	Package outline 9
8	Revision history 10
9	Legal information 11
9.1	Data sheet status 11
9.2	Definitions 11
9.3	Disclaimers 11
9.4	Trademarks 11
10	Contact information 11
11	Contents 12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2008.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 22 February 2008 Document identifier: BUK9Y40-55B_3

All rights reserved.



